<?xml version="1.0"?>
<coverage_report questa_version="2025.3_2" command="vcover report -xml -output /home/runner/_work/cv32e20-dv/cv32e20-dv/coverage_report/merged.ucis.xml /home/runner/_work/cv32e20-dv/cv32e20-dv/sim/uvmt/vsim_results/default/merged/merged.ucdb">
<code_coverage_report
byInstance="1">
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/if_stage_i/prefetch_buffer_i/fifo_i"
du="cve2_fetch_fifo">
<assertion_successes active="2" hits="2" percent="100.00"/>
<branches active="28" hits="28" percent="100.00"/>
<statements active="41" hits="41" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/if_stage_i/prefetch_buffer_i"
du="cve2_prefetch_buffer">
<branches active="18" hits="18" percent="100.00"/>
<statements active="21" hits="21" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/if_stage_i/compressed_decoder_i"
du="cve2_compressed_decoder">
<assertion_successes active="7" hits="7" percent="100.00"/>
<branches active="63" hits="63" percent="100.00"/>
<fec_conditions active="8" hits="8" percent="100.00"/>
<statements active="37" hits="37" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/if_stage_i"
du="cve2_if_stage">
<assertion_successes active="4" hits="4" percent="100.00"/>
<branches active="16" hits="16" percent="100.00"/>
<statements active="38" hits="38" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/id_stage_i/decoder_i"
du="cve2_decoder">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="263" hits="263" percent="100.00"/>
<fec_conditions active="9" hits="9" percent="100.00"/>
<statements active="269" hits="269" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/id_stage_i/controller_i"
du="cve2_controller">
<assertion_successes active="7" hits="6" percent="85.71"/>
<branches active="74" hits="73" percent="98.64"/>
<fec_conditions active="24" hits="24" percent="100.00"/>
<states active="10" hits="10" percent="100.00"/>
<transitions active="17" hits="17" percent="100.00"/>
<statements active="178" hits="178" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/id_stage_i"
du="cve2_id_stage">
<assertion_successes active="15" hits="15" percent="100.00"/>
<branches active="62" hits="62" percent="100.00"/>
<fec_conditions active="13" hits="13" percent="100.00"/>
<statements active="76" hits="76" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/ex_block_i/gen_multdiv_fast/multdiv_i"
du="cve2_multdiv_fast">
<assertion_successes active="5" hits="5" percent="100.00"/>
<branches active="54" hits="54" percent="100.00"/>
<fec_conditions active="8" hits="8" percent="100.00"/>
<states active="11" hits="11" percent="100.00"/>
<transitions active="13" hits="13" percent="100.00"/>
<statements active="130" hits="130" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/ex_block_i/alu_i"
du="cve2_alu">
<branches active="55" hits="55" percent="100.00"/>
<fec_conditions active="2" hits="2" percent="100.00"/>
<statements active="66" hits="66" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/ex_block_i"
du="cve2_ex_block">
<branches active="8" hits="8" percent="100.00"/>
<statements active="5" hits="5" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/load_store_unit_i"
du="cve2_load_store_unit">
<assertion_successes active="7" hits="7" percent="100.00"/>
<branches active="101" hits="101" percent="100.00"/>
<fec_conditions active="6" hits="6" percent="100.00"/>
<states active="5" hits="5" percent="100.00"/>
<transitions active="9" hits="9" percent="100.00"/>
<statements active="139" hits="139" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/wb_i"
du="cve2_wb">
<assertion_successes active="1" hits="1" percent="100.00"/>
<statements active="1" hits="1" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/register_file_i"
du="cve2_register_file_ff">
<branches active="95" hits="95" percent="100.00"/>
<fec_conditions active="1" hits="1" percent="100.00"/>
<statements active="100" hits="100" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_cntrs[9]/gen_imp/mcounters_variable_i"
du="cve2_counter">
<branches active="7" hits="5" percent="71.42"/>
<statements active="14" hits="11" percent="78.57"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_cntrs[8]/gen_imp/mcounters_variable_i"
du="cve2_counter">
<branches active="7" hits="5" percent="71.42"/>
<statements active="14" hits="11" percent="78.57"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_cntrs[7]/gen_imp/mcounters_variable_i"
du="cve2_counter">
<branches active="7" hits="6" percent="85.71"/>
<statements active="14" hits="12" percent="85.71"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_cntrs[6]/gen_imp/mcounters_variable_i"
du="cve2_counter">
<branches active="7" hits="6" percent="85.71"/>
<statements active="14" hits="12" percent="85.71"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_cntrs[5]/gen_imp/mcounters_variable_i"
du="cve2_counter">
<branches active="7" hits="6" percent="85.71"/>
<statements active="14" hits="12" percent="85.71"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_cntrs[4]/gen_imp/mcounters_variable_i"
du="cve2_counter">
<branches active="7" hits="6" percent="85.71"/>
<statements active="14" hits="12" percent="85.71"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_cntrs[3]/gen_imp/mcounters_variable_i"
du="cve2_counter">
<branches active="7" hits="6" percent="85.71"/>
<statements active="14" hits="12" percent="85.71"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_cntrs[2]/gen_imp/mcounters_variable_i"
du="cve2_counter">
<branches active="7" hits="6" percent="85.71"/>
<statements active="14" hits="12" percent="85.71"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_cntrs[1]/gen_imp/mcounters_variable_i"
du="cve2_counter">
<branches active="7" hits="5" percent="71.42"/>
<statements active="14" hits="11" percent="78.57"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_cntrs[0]/gen_imp/mcounters_variable_i"
du="cve2_counter">
<branches active="7" hits="5" percent="71.42"/>
<statements active="14" hits="11" percent="78.57"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_trigger_regs/g_dbg_tmatch_reg[0]/u_tmatch_control_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_trigger_regs/g_dbg_tmatch_reg[0]/u_tmatch_value_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/gen_trigger_regs/u_tselect_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_mstatus_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_mepc_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_mie_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_mscratch_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_mcause_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_mtval_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_mtvec_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_dcsr_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_depc_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_dscratch0_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_dscratch1_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_mstack_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_mstack_epc_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/u_mstack_cause_csr"
du="cve2_csr">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="3" hits="3" percent="100.00"/>
<statements active="3" hits="3" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/mcycle_counter_i"
du="cve2_counter">
<branches active="7" hits="5" percent="71.42"/>
<statements active="13" hits="10" percent="76.92"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/minstret_counter_i"
du="cve2_counter">
<branches active="7" hits="5" percent="71.42"/>
<statements active="13" hits="10" percent="76.92"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i/rvfi_csr_probe_if"
du="uvma_rvfi_unified_csr_if">
<statements active="9" hits="9" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/cs_registers_i"
du="cve2_cs_registers">
<assertion_successes active="1" hits="1" percent="100.00"/>
<branches active="254" hits="197" percent="77.55"/>
<fec_conditions active="1" hits="1" percent="100.00"/>
<statements active="231" hits="229" percent="99.13"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core/rvfi_instr_probe_if"
du="uvma_rvfi_instr_if">
<statements active="31" hits="31" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top/u_cve2_core"
du="cve2_core">
<assertion_successes active="5" hits="5" percent="100.00"/>
<branches active="71" hits="71" percent="100.00"/>
<fec_conditions active="20" hits="20" percent="100.00"/>
<statements active="217" hits="217" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/cv32e20_top_i/u_cve2_top"
du="cve2_top">
<assertion_successes active="19" hits="19" percent="100.00"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/obi_instr_memory_assert_i/u_assert"
du="uvma_obi_memory_assert">
<assertion_successes active="9" hits="9" percent="100.00"/>
<cover_directives active="11" hits="9" percent="81.81"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_tb/dut_wrap/obi_data_memory_assert_i/u_assert"
du="uvma_obi_memory_assert">
<assertion_successes active="9" hits="9" percent="100.00"/>
<cover_directives active="11" hits="9" percent="81.81"/>
</instanceData>
<instanceData path="/uvma_isacov_pkg"
du="uvma_isacov_pkg">
<cover_group_types active="37" hits="na" percent="79.07"/>
<coverpoints_crosses active="278" hits="na" percent="na"/>
<cvgbins active="33172" hits="21881" percent="65.96"/>
</instanceData>
<instanceData path="/uvma_obi_memory_pkg"
du="uvma_obi_memory_pkg">
<cover_group_types active="2" hits="na" percent="98.61"/>
<coverpoints_crosses active="7" hits="na" percent="na"/>
<cvgbins active="75" hits="71" percent="94.66"/>
</instanceData>
<instanceData path="/uvme_cv32e20_pkg"
du="uvme_cv32e20_pkg">
<assertion_successes active="2" hits="2" percent="100.00"/>
<cover_group_types active="109" hits="na" percent="0.36"/>
<coverpoints_crosses active="333" hits="na" percent="na"/>
<cvgbins active="12695" hits="2" percent="0.01"/>
</instanceData>
<instanceData path="/uvmt_cv32e20_pkg"
du="uvmt_cv32e20_pkg">
<assertion_successes active="2" hits="2" percent="100.00"/>
</instanceData>
</code_coverage_report>
<?mtifc_parse_db version="5.0"?>
<functional_coverage_report>
<cvgreport>
<cover_group_types active="148" hits="na" percent="21.37"/>
</cvgreport>
<design>
<cover_directives active="22" hits="18" percent="0.00"/>
</design>
<asrtReport>
<assertion_successes active="113" hits="112" percent="99.12"/>
</asrtReport>
</functional_coverage_report>
</coverage_report>
